


Substitute for form 1449A/PTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT (use as many sheets as necessary)		Complete if Known	
		Application Number	10/675,005
		Filing Date	Concurrently Herewith 9/30/03
		First Named Inventor	Ryan D. Bedwell
		Group Art Unit	2824
		Examiner Name	SON DINH
Sheet 1	of 1	Attorney Docket Number	SC12942TH

U. S. PATENT DOCUMENTS					
Examiner Initials*	Cite No. ¹	Document Number Number -Kind Code ² (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
SD	AA	5,848,428	12/08/1998	Collins	
SD	AB	2003/0061448 A1	03/27/2003	Rawson, III	

FOREIGN PATENT DOCUMENTS						
Examiner Initials*	Cite No. ¹	Foreign Patent Document Country Code ³ Number ⁴ Kind Code ² (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T ⁶

NON PATENT LITERATURE DOCUMENTS					T ²
Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.			
SD	AC	Agarwal <i>et al.</i> , "DRG-Cache: A Data Retention Gated-Ground Cache for Low Power," DAC 2002, June 10-14, 2001, New Orleans, Louisiana, USA, pp. 473-478.			
SD	AD	Flautner <i>et al.</i> , "Drowsy Caches: Simple Techniques for Reducing Leakage Power," 2002 IEEE, 1063-6897/02, pp. 148-157.			
SD	AE	Kaxiras <i>et al.</i> , "Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power," 2001 IEEE, 0-7695-1162, July 2001, 12 pgs.			
SD	AF	Kim <i>et al.</i> , "Drowsy Instruction Caches - Leakage Power Reduction Using Dynamic Voltage Scaling and Cache Sub-bank Prediction," Proceedings of the 35th Annual IEEE/ACM International Symposium on Microarchitecture, 1072-4451, 2002, 12 pgs.			
SD	AG	Kim <i>et al.</i> , "Partitioned Instruction Cache Architecture for Energy Efficiency," ACM Transactions on Embedded Computing Systems, Vol. 2, No. 2, May 2003, pp. 163-185.			
SD	AH	Powell <i>et al.</i> , "Gated-V _{dd} : A Circuit Technique to Reduce Leakage in Deep-Submicron Cache Memories," ISLPED'00, Rapallo, Italy, pp. 90-95.			
SD	AI	Yang <i>et al.</i> , "An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches," IEEE, 0-7695-1019, January 2001, pp. 147-157.			

Examiner Signature		Date Considered	2/27/05
--------------------	---	-----------------	---------

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation, if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number. ² See Kinds of U.S. Patent Documents. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶ Applicant is to place a check mark here if English Language Translation is attached.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.